Forum Discussion

Paul44's avatar
Paul44
Icon for New Contributor rankNew Contributor
2 years ago

IP Example Design (DDR4 IP) Synth only Missing Libraries?

Hi, please could I ask a question. Using Quartus prime pro (v24.1) to generate a basic DDR4 IP design targeting an Agilex7 device. Early stages of design. Just wishing to instantiate ddr4 ip block ...
Memory
HubertG's avatar
HubertG
Icon for Contributor rankContributor
2 years ago

Hi Paul44, I have received your question ^^ Can I request some time from you to let me check and confirm with the team and get back to you soon ?

-Always at your service-

Thanks

Hubert