Forum Discussion
Adithiya_R
New Contributor
New ContributorIntel P-tile HIP clock not visible during timing analysis "all clock report"
Hi Everyone, We are trying to run ptile pcie in end_point mode + user_logic, but during timing analysis "coreclkout_hip" the one generated by HIP ( hard pcie_ip core) and fed to user_logi...
Adithiya_RNew Contributor
New ContributorIt is directly connected to user_app, user_clk port. But not identified as clock by Quartus.
