Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. IP & Transceiver

Forum Discussion

Длаза's avatar
Длаза
Icon for New Contributor rankNew Contributor
6 years ago

I use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why?

Rahul_S_Intel1's avatar
Rahul_S_Intel1
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Hi,

Kindly note the power down is independent of PLL. Reference: page no:15

https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/arria-10/a10_clkpll.pdf

Recent Discussions

  • EdCz's avatar
    F-Tile xcvr placement on DK-DEV-AGF023FA
    7 hours ago
    EdCz
  • niliev's avatar
    Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC
    9 hours ago
    niliev
  • zener's avatar
    Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted
    12 hours ago
    zener
  • Pedro10's avatar
    Connecting Intel Agilex FPGA to DE1-SoC via Hub
    12 hours ago
    Pedro10
  • dc3's avatar
    Agilex 7 I Series Development Kit: External hardware access error when programming
    20 hours ago
    dc3
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo