ДлазаNew Contributor6 years agoI use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why?
ДлазаNew Contributor6 years agoMy fpll have "Core" mode. "PLL Auto reset" is disabled. Not dynamic recongif
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via HubAgilex 7 I Series Development Kit: External hardware access error when programming
New ContributorNew Contributor
New ContributorNew Contributor
