ДлазаNew Contributor6 years agoI use arria 10GX. In my project pll_powerdown is not connected inside fpll. Why?
ДлазаNew Contributor6 years agoMy fpll have "Core" mode. "PLL Auto reset" is disabled. Not dynamic recongif
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?
New ContributorNew Contributor
New ContributorNew Contributor
