Forum Discussion

New Contributor

2 years ago

I cannot set 2 ffts with different input width and output width.

In this project, I used 2 FFT IP cores, settings is shown as below: Length:64,Direction:Bi-directional,Data Flow:Variable Streaming,Input Order: Natural,Output Order:Natural,Representation:Fixed Poi...

Ethernet

Kshitij_Intel

Frequent Contributor

2 years ago

Hi,

After adding the fft2 and fft3 in the library path it is compiling without an error. Sharing the screenshot below.

Follow the KDB Can't find Memory Initialization File or Hexadecimal... (intel.com)

Thank you,

Kshitij Goel

Forum Discussion

I cannot set 2 ffts with different input width and output width.

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX