How to write/read to DDR slave from custom IP having Avalon MM interface.

Question

hi,My custom master component is connected to DDR slave in Platform designer(Qsys). I want to write data on to ddr from the custom master component, for this I should write the Verilog code to access the DDR right? Custom component having Avalon MM interface. Please give me suggestions on this.  I have written a piece of code . Please check and let me know if it needs any correction.thank you

guabin_n_intel · Answer

For Avalon-mm master spec, you can refer to this user guide https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf, Figure 7 to understand read and write transfer timing. In your case, response signal is an option and not required.

urn · Answer

Hi,Figure 7 to understand read and write transfer timing. In your case, response signal is an option and not required. Yes, this will help me. Thanks for the suggestion.

Forum Discussion

How to write/read to DDR slave from custom IP having Avalon MM interface.

2 Replies

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example