Forum Discussion
AnandRaj_S_Intel
Regular Contributor
6 years agoHi Rachel,
Line 49 is having an issue,
.rdfull() it should be .wrfull()
You are using by name module instantiation, using a dot(.)
.deign port name(name of wire connected to port )
Regards
Anand