Forum Discussion
Altera_Forum
Honored Contributor
10 years ago --- Quote Start --- Hi, I am writing code for making the master module to access the avalon MM slave peripherals (e.g. UFM and ADC). But first I need to know that is there any IP available to access these modules (UFM and ADC)?? I dont want to use NIOS II processor as Master because I dont have enough memory. I am using MAX10SAU169C8GES FPGA. What could be the possible solutions?? Thanks in advance for the comments and suggestions. --- Quote End --- You may try to check the following pages to see if can find any related design for reference: http://www.alterawiki.com/wiki/special:categories https://www.altera.com/products/intellectual-property/reference-designs.html