Forum Discussion

PiotrWo's avatar
PiotrWo
Icon for New Contributor rankNew Contributor
7 months ago

How to implement PCIE hard IP for Cyclone IV GX

Hi, I am currently working with a Cyclone IV GX FPGA: EP4CGX75CF23C7. I would like to run a PCI transceiver and map the memory (on-chip memory) to the endpoint using 1 data lane. What do I need for ...
Pcie
Wincent_Altera's avatar
Wincent_Altera
Icon for Regular Contributor rankRegular Contributor
7 months ago

Hi FVM,


Thanks for your help in the community question.


Hi PiotrWo,


I believe your queries about unable to find instruction to use IP compiler had been address by our community expert.

Is there anything else you think we could help you ?


Regards,

Wincent_Altera


  • Wincent_Altera's avatar
    Wincent_Altera
    Icon for Regular Contributor rankRegular Contributor
    6 months ago

    Hi PiotrWo,

    If you have further question, please file a new thread.
    Altera and the FPGA community will be full commitment to support you.

    Regards,

    Wincent_Altera