Altera_ForumHonored Contributor11 years agoHow to implement DE0 SDRAM as 2-port RAM I currently use the tiny bit of memory on the FPGA for a computer vision project but it's way too limited. I have a stand-alone SDRAM controller from Altera (partially pasted below) but I need one mo...Show More
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width