Forum Discussion

Honored Contributor

16 years ago

How does altlvds make bit alignment?

Hi, I'm currently using Cyclone III and trying to deserialize an LVDS data. It has 5 channel and 7bit data. 75MHz clock, deserialize factor is 7. I would like to ask a question. ...

Altera_Forum

Honored Contributor

14 years ago

You need to use the altlvds_rx IP core with an external frame clock with a frequency determined by the data bit-rate and LVDS deserialization factor. The bits are then packed into parallel words with respect to the frame clock.

For an example, see this document, p71:

http://www.ovro.caltech.edu/~dwh/carma_board/digitizer_tests.pdf (http://www.ovro.caltech.edu/%7edwh/carma_board/digitizer_tests.pdf)

Cheers,

Dave

Forum Discussion

How does altlvds make bit alignment?

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design