Altera_ForumHonored Contributor16 years agoHow does altlvds make bit alignment? Hi, I'm currently using Cyclone III and trying to deserialize an LVDS data. It has 5 channel and 7bit data. 75MHz clock, deserialize factor is 7. I would like to ask a question. ...Show More
Altera_ForumHonored Contributor16 years agoHow come you only have one post and already have a Rep Power of 238 ?
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design