How can I use Cyclone 10GX LVDS SERDES IP without PLL?

Question

Hello, I setup LVDS SERDES IP with external PLL. Can I clocking ext_fclk, ext_loaden, ext_coreclock directly without external PLL?

engwei_o_intel · Answer

Hi there

Nope. If you are setting the LVDS to external PLL mode, you need to connect necessary pins from IOPLL to those pins, else Quartus will be flagging error. You can refer the connection from:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug_altera_lvds-19-1.pdf

Thanks.
Eng Wei

silenfax · Answer

Thank you!

Forum Discussion

How can I use Cyclone 10GX LVDS SERDES IP without PLL?

2 Replies

Recent Discussions

MAX10 TSE reference design

Agilex 7 R-Tile CXL IP Support for QoS DevLoad and PCIe ATS

Correct way to configure the RGMII input and output pins on a MAX10 FPGA

PCIe Enumeration Failure for CXL IP

Behavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000