Forum Discussion

JLee25's avatar
JLee25
Icon for Contributor rankContributor
6 years ago

HDMI Output Settings

Hi, I am working on a scaler box with C10 GX and would like to know how to config the HDMI IOPLL and fPLL. I knew the reference design has values, e.g. HDMI_VIP.. But the reference is 297MHz, ...
Deshi_Intel's avatar
Deshi_Intel
Icon for Regular Contributor rankRegular Contributor
6 years ago

HI Johnson,

All the clocking conversion for different HDMI resolution is typically handled by the reconfig controller design algorithm of the HDMI example design.

Cyclone 10 GX only support 2 symbol for clock mode

There are 3 main clocks used by HDMI Ip example design.

  1. pixel clk = Total_Horizontal_Pixels * Total_Vertical_Pixels * Refresh_Rate
  2. vid_clk used by FPGA core VIP design = the clocking setting vary depend on symbol per clock and pixel clock
  3. ls_clk used by HDMI IP = the clocking setting vary depend on vid_clk and bit per colour (bpc)

Note : refer to below HDMI user guide doc page 76 (table 36 - HDMI source interface) for the detail explanation.

Another quick guideline with summary table can be found in same user guide doc, page 37 (table 15 : HDMI PLL Desired Output Frequencies for 8-bpc Video)

  • You can just refer to the 2 symbol per clock section for Cyclone 10 GX device
  • TMDS bit rate or transceiver data rate per channel can be derived from HDMI per channel bandwidth calculation
    • BW = pixel clock * (bit per colour + 2)

Thanks.

Regards,

dlim

JLee25's avatar
JLee25
Icon for Contributor rankContributor
6 years ago

Hi dlim,

Thank you for the response!

I did not notice page 37 about the output frequency.

From Table 15, seems like the transceiver refclk needs proper values for different resolutions.

The input reference clock needs change dynamically.

If I am going to have a fixed reference frequency input at 148MHz like hdmi_vip project, how could I find correct setting values for fPLL and IOPLL?

Regards,

Johnson