amildm
Contributor
Contributor[HDMI IP] info_avi[112] control bit is assigned to Virtual Pin -> why?
Hi All,
According to the HDMI Intel® FPGA IP User Guide (Table 24), the info_avi[112] is the control bit, which define whether the HDMI Core insert/filter packets on the Auxiliary Data Port.
h...
Hi amildm,
Good day.
>Will the infoframe packet be sent out when info_avi[112]=1and blocked/filtered out when info_avi[112]=0?
I believe the above statement is incorrect.
Based on the Cyclone 10GX schematic file:
C10gx Schematic file
and the HDMI IP User Guide:
HDMI IP User Guide
when info_avi=1, it will not insert the Infoframe.
With that, the Infoframe packet will be sent out when info_avi[112]=0 (user_pb_2=1, released) and blocked/filtered out when info_avi[112]=1 (user_pb_2=0, pressed) .
Hope this answer your question.
Thank you.
Best Regards,
ZulsyafiqH_Intel
