Altera_ForumHonored Contributor14 years agoGXB tranceiver pll lock not stable Hi I'm trying to get a low latency 10g XFP tranceiver to work. I'm using the Mega Wizard in Quartus II 11.1sp2 to create this core and the reconfigure core. Both have been synth'ed and there ar...Show More
Recent DiscussionsAgilex 5 SDI 148.5 and 148.35 MHz refclksmipi csi2 tx, upper limit of video widthAVST FIFO and AVST Demultiplexer IP Simulation BehaviorSolvedJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis Request