Forum Discussion

New Contributor

7 years ago

GMII interfaec for GigaE in LLE + Native PHY IP.

Hello guys, I want to configure GigE using LLE IP and native PHY on cyclone 10gx EVB. Gmii_rx_d [8] on the MAC side is connected to rx_parallel_data [8] on native PHY. However, gmii_rx_dv [1] does n...

BoonT_Intel

Frequent Contributor

7 years ago

Hi,

For C10 GX LLE with NativePHY design. I will suggest you refer to the example design that describe in this user guide.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20162.pdf

This design demonstrate ethernet solution using LL10GbE with native PHY IP.

Hope this helps.

Forum Discussion

GMII interfaec for GigaE in LLE + Native PHY IP.

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design