Forum Discussion

Contributor

2 years ago

Fitter error regarding the EMIF IP

Hi all, I have a design on Quartus Prime Standard version 17.1. (I'm already considering an upgrade to 21.3 Pro after fixing this error, so please don't recommend this straightaway). In the design t...

Memory

AdzimZM_Altera

Regular Contributor

2 years ago

Hello,

I'm Adzim, AE from Altera will assist you in this case.

Maybe you can refer to this KDB to resolve your issue?

https://www.intel.com/content/www/us/en/support/programmable/articles/000083063.html#:~:text=The%20following%20critical%20warnings%20may%20occur%20when%20a%20SystemVerilog%20or

Please let me know if it fixes your issue. Thanks

Regards,

Adzim

Forum Discussion

Fitter error regarding the EMIF IP

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX