Forum Discussion

New Contributor

3 years ago

Fiiter can not place PERST pin for Multichannel DMA PCIE

Hi guys, I am trying to compile the Example Design for Multichannel DMA PCIe IPCore. However the placement stage failed and the following error has been reported. The issue appeared when I init...

Arley

New Contributor

3 years ago

Hi Wincent,

I didn't mean that the error didn't appear with 1SG040. Probably I wasn't clear, sorry. In my last message I described all my unsuccessfully trials with this device (040) and I also have tried the same project with another device (065) which is pin to pin compatible.

Regards,
Arley

Wincent_Altera
Regular Contributor
3 years ago
Hi Arley,

My fault, I misunderstood your last message.
Is it possible to provide .qar file so that I can take a look at the design?

For the support ticket, can please provide me the ticket number so that I can take a look on it ?

Regards,

Wincent_Intel
- Wincent_Altera
  Regular Contributor
  3 years ago
  Hi Arley,
  
  In the mean time, please try following this support answer to see if it resolves your error:
  https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/hsio/2019/error-18969---io-banks---1c-1d-1e-1f----are-within-same-hssi-str.html
  
  Hoping to hear back from you.
  
  Regards,
  
  Wincent_Intel

Forum Discussion

Fiiter can not place PERST pin for Multichannel DMA PCIE

Recent Discussions

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation