FIFO Intel FPGA IP (DCFIFO) with clock that is not continuous

With the DCFIFO connected directly to FPGA device pins where the external device provides a Master Serial Peripheral Interface (SPI). The SPI clock is only present when clocking in/out data. Ther...

Ash_R_Intel
4 years ago
Hi,
Consider that you have a DCFIFO which has continuous rdclk but wrclk comes in only with the data, i.e. one clock per data.
The problem with this type of write clocking is that you need at least one extra clock to read the last data. Reason is this setting for DCFIFO:
Minimal setting for unsynchronized clocks This option uses two synchronization stages with good metastability protection. It uses the medium size and provides good fMAX.
This needs an extra clock to compensate for the two synchronization stage.
Reference: https://www.intel.com/content/www/us/en/programmable/documentation/eis1414462767872.html?wapkw=FIFO%20Intel%20FPGA%20IP

Similar thing if the FIFO has continuous wrclk but sparse rdclk.
To understand it better, you may run simulations before implementing it on board.

Regards

Forum Discussion

FIFO Intel FPGA IP (DCFIFO) with clock that is not continuous

Recent Discussions

PCIe Enumeration Failure for CXL IP

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models