Forum Discussion

Occasional Contributor

2 years ago

FFT IP Twiddle Factor

I am using FFT Intel FPGA IP to generate 10bit input, 2048, streaming, natural order FFT. Where can I find recommendations regarding effect of twiddle factor on both the accuracy of the output and...

Ethernet

Kshitij_Intel

Frequent Contributor

2 years ago

Hi,

The accuracy of output depends on the Pruning Scheme, please refer the below link.

4. FFT Intel FPGA IP

For the resource utilization, please refer below link.

1.7. Performance and Resource Utilization (intel.com)

I hope it helps.

Thank you

Kshitij Goel

Forum Discussion

FFT IP Twiddle Factor

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset