RGroo3New Contributor6 years agoFFT IP MATLAB C-model seems not bit true We included the Intel FFT IP (altera_fft_ii) in our Arria 10 and ran into the following 2 issues. The first issue (bug?) is related to the data representation. The core is configured with “Single F...Show More
CheepinC_alteraRegular Contributor6 years agoHi,Just would like to follow up with you on this. Thank you.
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?