RGroo3New Contributor6 years agoFFT IP MATLAB C-model seems not bit true We included the Intel FFT IP (altera_fft_ii) in our Arria 10 and ran into the following 2 issues. The first issue (bug?) is related to the data representation. The core is configured with “Single F...Show More
CheepinC_alteraRegular Contributor6 years agoHi,Just would like to follow up with you on this. Thank you.
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO