Forum Discussion

Honored Contributor

17 years ago

FFT 8.0, sink_ready de-asserted

Hi, I am trying to test the functionality of FFT version 8.0. The device family that I am using is Cyclone II. Below is the parameter of the FFT: Transform Length: 64 points Data Preci...

Altera_Forum

Honored Contributor

17 years ago

hey bellman,

there is some Verilog in the Altera design example that should help you figure out the unity gain stuff.

http://www.altera.com/support/examples/verilog/ver-cascaded-fft-ifft.html

Forum Discussion

FFT 8.0, sink_ready de-asserted

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design