Fatal: (vsim-4) when trying to use SDRAM Controller Generic Memory Model
I'm trying to simulate a Qsys system with a Nios II processor running code from an external SDRAM, with Modelsim ASE. In order to get a simple RTL simulation, I would like to use the Altera Generic M...