Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Fatal: (vsim-4) when trying to use SDRAM Controller Generic Memory Model

I'm trying to simulate a Qsys system with a Nios II processor running code from an external SDRAM, with Modelsim ASE. In order to get a simple RTL simulation, I would like to use the Altera Generic M...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

The inizialization file was set correctly from the beginning, although I can't understand how.

Anyway, I have the feeling that Altera SDRAM functional model isn't good at all: the problem with Modelsim is that this VHDL istantiates a big mem_array (array of std_logic_vectors) as a signal instead of as a variable, so causing Modelsim to go out of memory (I read somewhere on the web that mem_array should be instantiated as a variable to avoid this problem).

Again, can anyone from Altera give me any kind of suggestion?

Regards,

Lorenzo