Forum Discussion

Occasional Contributor

2 years ago

Exploring why GSFI IP Core repeats sending command and address for each 4-byte data in Page Program

Dear Intel Support Team, We're working on two projects to communicate with Micron Flash Memory. The first one called the SPI project, uses the SPI 4-wire IP core and SPI driver. In the second proj...

Memory

aikeu

Regular Contributor

2 years ago

Hi fa_fpga_enthusiast,

Sorry for the late reply, I think you can try set the burst count in the verilog code similar like the example below:

https://github.com/ptracton/altera/blob/master/avalon_mm_slave/testbench/testbench.v

I do not see there is any option to set in the function intel_gsfi_write_block().

Thanks.

Regards,

Aik Eu

Forum Discussion

Exploring why GSFI IP Core repeats sending command and address for each 4-byte data in Page Program

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX