J314
New Contributor
3 years agoError(18694) with LVDS SERDES IP
The planned design is to be implemented on a Cyclone 10GX and compiled with Quartus Prime Pro 22.4. In the design an external clock at I/O bank 2L is provided. I want to communicate with LVDS signals...