Forum Discussion

J314's avatar
J314
Icon for New Contributor rankNew Contributor
3 years ago

Error(18694) with LVDS SERDES IP

The planned design is to be implemented on a Cyclone 10GX and compiled with Quartus Prime Pro 22.4. In the design an external clock at I/O bank 2L is provided. I want to communicate with LVDS signals...