Error when generating DDR3 Uniphy IP for Cyclone V SoC

Question

Hello,

I am getting the attached error when generating DDR3 Uniphy IP.
I didn't happen on version 13.0 but happened on 14.1 and 18.1

Any advice on this issue is appreciated..

Thanks,
mzan

adzimzm_altera · Answer

Hi mzan,Have you tried the resolution from the KDBs below?https://www.intel.com/content/www/us/en/support/programmable/articles/000080619.htmlhttps://www.intel.com/content/www/us/en/support/programmable/articles/000086910.htmlPlease let me know if that help you.Thanks,Adzim

adzimzm_altera · Answer

Hi mzan,Do you have any update on this topic?Regards,Adzim

Forum Discussion

Error when generating DDR3 Uniphy IP for Cyclone V SoC

2 Replies

Recent Discussions

PCIe Enumeration Failure for CXL IP

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models