Error: (vsim-3033), Error Loading Design

I'm trying to generate a clock of 20 MHz from altera IP core. I've instantiated the IP Core in my top level design and wrote a test bench. When I try to simulate the design the error can be seen in t...