BB_NGCNew Contributor3 years agoEmpty Questasim libraries for Intel IP I'm trying to simulate a design that incorporates various Intel IP selected from the IP Catalog in the Quartus Platform Designer. The HDL for the design was successfully generated in Platform Design...Show More
ShengN_alteraSuper Contributor3 years agoHi,Do you still need any further help on this thread?Thanks,Best Regards,Sheng
Recent DiscussionsConfigurable transceiver enableSolvedWhere is High Speed Transceiver Demo Design in FPGA Wiki ?CORDIC ATan2 Failed to GenerateLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProInterface LVDS to Gigabit transceiversSolved