EMIF IPSupport

When simulating the EMIF IP with the example design, we encountered an issue where there was a random latency between the read_enable and read_valid signals. We couldn't identify the reason for this ...