Forum Discussion

Occasional Contributor

3 years ago

E-Tile PTP timestamping issues

I am running into some odd issues with PTP timestamping on the E-Tile on both Stratix 10 DX (Intel S10 DX dev kit) and Agilex F (DE10-Agilex). Ultimately, what I want to be able to do is run a bun...

paveetirrasrie_Altera

Frequent Contributor

3 years ago

Hi Alex,

I have tried to found example design UG for E-tile that connects to PTP.

Attaching the link here. Hope it helps you.

https://www.intel.com/content/www/us/en/docs/programmable/683860/21-3/about-e-tile-hard-ip-design-example.html3

Do let me know if you need further support.

Regards,

Pavee

Forum Discussion

E-Tile PTP timestamping issues

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset