Does an ATX PLL configured as a Clock Buffer need a reference clock of it's own or can the pll_refclk0 port be tied to ground?

I have created the example design for Interlaken Gen2 for Stratix 10. The example design instantiates three ATX PLL, the ceter one is used as the transmit PLL while the top and bottom ones are used a...