DDR3 UNIPHY Master/Slave PLL/DLL's

Are therre any consequencies to setting up two DDR3 UNIPHY interfaces one a master PLL/DLL and the other a slave PLL/DLL? Are the individual nios processors able to perform all calibration independe...