Altera_Forum
Honored Contributor
10 years agoDDR3 Native to Avalon-MM conversion
I have a system, wherein user logic is interfaced to DDR1 SDRAM Controller using native interface in Cyclone 2 device. The project was built in Quartus 11.1 and when we generate the DDR1 IP, either Avalon-MM or Native interface could be generated.
Now, the whole idea is to change the memory module from DDR1 to DDR3 in Cyclone V device. But, when I try to generate the core, native interface is not supported and only Avalon interface is supported. Now I need some sort of code/IP which converts Avalon-MM to Native interface signals? Can anybody help me regarding this?