Forum Discussion

Contributor

7 years ago

DDR3 does not seem to fit into MAX10 10M16

I have a "DDR3 SDRAM Controller with UniPHY Intel FPGA IP" instantiated on its own in a design with no other logic. When I compile the fitter is not able to place 8 pins. The error messages are in t...

errors.txt62 KB

sstrell

Super Contributor

7 years ago

What is the memory configuration/setup? The EMIF spec estimator for MAX 10 with DDR3 only indicates you can use only a single chip select, but you have CS1 in these errors. Fill in your info here to see:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support/emif.html

Forum Discussion

DDR3 does not seem to fit into MAX10 10M16

Recent Discussions

MCDMA IP D2H Queue Reset Failure during Channel Re-allocation

PCIe Hard IP - Can 'valid' De-assert Between SOP and EOP During DMA Read Completion?

Regarding MIPI CSI 2 TX

Display port TX SST not working.

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted