Forum Discussion

Contributor

2 years ago

DDR3_CLK_DQS_SIGNALS_PIN_ASSIGNMENT

Hi team, I have tried to check the pin assignments with design files. I am getting error for DDR3 signals I/O Standard. Initially, I have configured the ddr3 I/Os with SSTL-15 CLASS I. when I ...

Memory

AdzimZM_Altera

Regular Contributor

2 years ago

Hi,

Have you check out the pin placement for DDR3 in Pin-Out file?

If not, you may download it in this page: https://www.intel.com/content/www/us/en/support/programmable/support-resources/devices/lit-dp.html#cyclone%C2%AEvdevices

For your selected device, the Pin-Out file should be 5CGXFC5.

Also can download with this link: https://cdrdv2.intel.com/v1/dl/getContent/657074

Regards,

Adzim

Forum Discussion

DDR3_CLK_DQS_SIGNALS_PIN_ASSIGNMENT

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration