SERMASWATHIKAContributor2 years agoDDR3_CLK_DQS_SIGNALS_PIN_ASSIGNMENT Hi team, I have tried to check the pin assignments with design files. I am getting error for DDR3 signals I/O Standard. Initially, I have configured the ddr3 I/Os with SSTL-15 CLASS I. when I ...Show More
Recent DiscussionsConfigurable transceiver enableF-Tile Ethernet Hard IP Design Example - TestbenchF-tile-ethernet-hard-ip TX/RX MAC Segmented Client InterfaceF-tile 10GBASE-R firecode FEC IP (Agilex 7)Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5