Altera_ForumHonored Contributor13 years agoDDR2 with Terasic's DE-4 board Hi all, I'm new to DDR interfacing but I spent weeks trying to have UniPHY or ALTMEMPHY work with my DE-4 board, a 1GB SO-DIMM, and the stratix IV FPGA. No success yet. Firstly, the demo that c...Show More
LVo001New Contributor6 years agoThis is what I hate about these forums, nobody reports back about their results.
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?