nilievNew Contributor3 months agoCyclone-V SCFIFO with M10K/MLAB memory - adding ECC Hi, I am working with a Cyclone-V 5CSXFC6C6U2317 FPGA and using the MegaWizard's IP FIFO SCFIFO in it. The SCFIFO is for custom logic and is outside of the HPS/ARM/Nios sub-system. My Quartus...Show More
Recent DiscussionsTeransceiver & FPGAWhy does Fitter show "Dedicated Pin" as "Reference Clock Source by" for downstream PLL in cascade?SolvedAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packets