Forum Discussion

Click_Er's avatar
Click_Er
Icon for New Contributor rankNew Contributor
7 years ago

Cyclone V GX Transceiver setup

I'm putting together a 2 channel transceiver design on a cyclone V GX device. This device has 3 channels. I want to use channel 1 and 3 since the custom board has already been designed and wired to t...
Click_Er's avatar
Click_Er
Icon for New Contributor rankNew Contributor
7 years ago

I'm using Cyclone V XCVR Native PHY (altera_xcvr_native_cv). It's configured as x1 bonding with 1 data channel. PLL type is set to CMU with x1 clock network. I'm not sure how to do TX PLL merging. In fact I'm assuming that this is my problem. I have 2 instances of this IP in my design.

I also have an instance of altera_xcvr_reset_control. This IP is configured to reset 2 xcvr channels and 2 TX PLLs.

And lastly I also have an instance of alt_xcvr_reconfig. Number of reconfiguration interface is set to 2 and I've set grouping to 1,1.

Thanks.