Cyclone V - DDR3 UniPHY memory controller example design synthesis error

Hi folks, I was trying to add a DDR3 UniPHY memory controller example design into an existing project, but I always get the same error message when I run analysis & synthesis: error (17044...