Cyclone 10 GX: How to implement DDR I/O and BUFGCE equivalent in Quartus?

Hello, I am working on a design using Cyclone 10 GX and need to implement two functionalities: 1. **Basic DDR (Double Data Rate) I/O**: In Intel's older devices, primitives like ALTDDIO_IN, ALTDDI...