Forum Discussion

Honored Contributor

13 years ago

clocked video output underflow and display flickers

Hi I'm doing a qsys design which is composed of a sdi rx, a clocked video input, a deinterlacer, an interlacer, a clocked video output, and a sdi tx. This design simply receives an interlace...

Altera_Forum

Honored Contributor

13 years ago

Your SDI reception clock is too inaccurate, so You must use GenLock for SDI RX to recover the SDI clock properly. Check SiLabs.

Forum Discussion

clocked video output underflow and display flickers

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset