can SGDMA be controlled by FPGA logic?

Dear all, Can SGDMA be controlled by FPGA logic without any C program from Nios II if we only use it to transfer data between on-chip memory and off-chip memory (DDR2 SDRAM)? If so, how...