Arria 10SX 10GBASEKR Implementation

Hi,

Can we implement 1G/10GBASE-KR in an Arria 10SX?

Yes.

Will I able to use the native MAC+ PHY and access them through Linux drivers?

MAC + PHY is implementable.

Do we have any available for the LL MAC?

MAC is LL MAC only for A10

Are there available drivers for the MAC IP?

For Drivers Check this link https://rocketboards.org/foswiki/Projects/Stratix10SoCDesignExampleFor10GbeWithIEEE1588PTPCapability212

I think the same design of S10 SoC maybe you can try porting to A10 SoC to test it. C application would be the same and driver too, only HPS changes from A53 to A9 as in ARRIA 10.

Also, Will you be able to generate the internal clocks necessary for the speeds or do you need to provide an external reference clock for the x1 lane required?

Internal clocks can be generated to whichever frequencies but its not recommended for transceiver applications as the jitter performance of PLLs are not as good as external clock sources.

Also, In above S10 reference design block diagram u can see clocks are coming from external and supplied.

Is my connection from the SOC to the backplane should be direct?

Directly SoC cannot talk to SFP, it needs intermediate blocks.

Thank you

Kshitij Goel