Arria 10

Why is the locked output of my iopll phase-locked loop not pulled high, but I want to get a 10M pll output clock, the actual test only generates 5M, what could be the problem, my FPGA is Arria10？please ，my email is qiaom@mail2.sysu.edu.cn