XQSHEN
Occasional Contributor
3 years agoaltlvds_rx
How to make sure data is aligned with fclk when using altlvds_rx ip?
Hi,
Please refer the ALTLVDS user guide section 1.3.2: https://www.intel.com/content/www/us/en/docs/programmable/683062/17-1/lvds-serdes-transmitter-receiver-ip-36681.html
In external PLL mode rx_coreclock can be used in the fabric logic to further process the data. In this mode, rx_coreclock is same as the rx_syncclock which is an input to the ALTLVDS_RX.
rx_syncclock is used to receive the parallel data.
Regards