Forum Discussion

Occasional Contributor

4 years ago

ALTLVDS_RX

I am using an ALTLVS_RX module in a Cyclone III device. Intel in its datasheet advises against using this module an recommends using BUS LVDS IO standards and logic to implement the function. Why ...

UMall1

Occasional Contributor

4 years ago

That was very helpful. Thank you. I seem to be well within all the metrics. Can you give me a sample SDC file that shows all the parameters that an ALTLVDS_RX module expects in compile time.

Forum Discussion

ALTLVDS_RX

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration